Home
ASTRA32 Online Help Prev Page Prev Page
Introduction
About
Installation
Purchase
Registration Benefits
License
Information
System Summary
Motherboard
Processor
CPU
Cache
CPU (SMBIOS)
Cache (SMBIOS)
Chipset
BIOS
PCI/AGP Devices
Memory Modules
Memory (SMBIOS)
Storage (ATA/ATAPI)
HDD
S.M.A.R.T.
ATAPI
Storage (ASPI)
Logical Drives
USB Devices
PnP
PnP Devices
ISA/PnP Devices
Printers
Physical Printers
Installed Printers
Slots (SMBIOS)
Ports (SMBIOS)
Network
Monitor
Video
Diagnostics
Hardware Monitoring
HDD Diagnostics
Drivers Troubleshooter
Software
Windows
Installed Programs
Installed Hotfixes
Batch Mode
Troubleshooting
Support
What's New

CPU Cache


The window is available only for Intel processors of the sixth generation and higher, AMD K5 PR120 and higher, VIA Cyrix III and higher and some others.
Detailed inforamtion about Level 1 instruction and data cache, Level 2 cache and Level 3 cache. Information about Efficient cores (E-cores) Level 1 cache and Level 2 cache for Intel Hybrid Processors.

(E-core) Level 1 Instruction Cache

Size: Level 1 instruction cache size.

Associativity: Number of ways.

Lines per Tag: Number of cache lines per tag.

Lines Size: Size of a cache line.

TLB 4K Pages. Number of Entryes: TLB number of entryes for 4-Kbytes pages.

TLB 4K Pages. Associativity: TLB number of ways for 4-Kbytes pages.

TLB 2/4M Pages. Number of Entryes: TLB number of entryes for 2-Mbytes and 4-Mbytes pages.

TLB 2/4M Pages. Associativity: TLB number of ways for 2-Mbytes and 4-Mbytes pages.

(E-core) Level 1 Data Cache

Size: Level 1 data cache size.

Associativity: Number of ways.

Lines per Tag: Number of cache lines per tag.

Lines Size: Size of a cache line.

TLB 4K Pages. Number of Entryes: TLB number of entryes for 4-Kbytes pages.

TLB 4K Pages. Associativity: TLB number of ways for 4-Kbytes pages.

TLB 2/4M Pages. Number of Entryes: TLB number of entryes for 2-Mbytes and 4-Mbytes pages.

TLB 2/4M Pages. Associativity: TLB number of ways for 2-Mbytes and 4-Mbytes pages.

(E-core) Level 2 Cache

Size: Level 2 cache size.

Level 2 Cache Clock: L2 cache clock.

Associativity: Number of ways.

Lines per Tag: Number of cache lines per tag.

Lines Size: Size of a cache line.

Instr. TLB 4K Pages. Number of Entryes: Instruction TLB number of entryes for 4-Kbytes pages.

Instr. TLB 4K Pages. Associativity: Instruction TLB number of ways for 4-Kbytes pages.

Data. TLB 4K Pages. Number of Entryes: Data TLB number of entryes for 4-Kbytes pages.

Data TLB 4K Pages. Associativity: Data TLB number of ways for 4-Kbytes pages.

Instr. TLB 2/4M Pages. Number of Entryes: Instruction TLB number of entryes for 2-Mbytes and 4-Mbytes pages.

Instr. TLB 2/4M Pages. Associativity: Instruction TLB number of ways for 2-Mbytes and 4-Mbytes pages.

Data. TLB 2/4M Pages. Number of Entryes: Data TLB number of entryes for 2-Mbytes and 4-Mbytes pages.

Data TLB 2/4M Pages. Associativity: Data TLB number of ways for 2-Mbytes and 4-Mbytes pages.

Level 3 Cache

Size: Level 3 cache size.

Associativity: Number of ways.

Lines Size: Size of a cache line.

Level 4 Cache

Size: Level 4 cache size.

Associativity: Number of ways.

Lines Size: Size of a cache line.


Copyright © 1997-2023 Sysinfo Lab. All Rights Reserved.
Converted from CHM to HTML with chm2web Standard 2.85 (unicode)